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Abstract 
This paper presents new results on miniaturized organic thin film transistors (TFT) fabricated on a spin coated polyimide (PI) 
film. Patterning steps, that are vital for the integrity and electrical performances of the organic TFT, were performed using 
resistless shadow-mask lithography with two high precision MEMS fabricated stencils, thus avoiding solvents and high 
temperature processes. Both pentacene and source-drain (S/D) electrodes were directly patterned through stencils with high 
accuracy on wafer scale. The TFT have been characterized before and after peeling the flexible PI film off the rigid surface, 
showing full transistor functionality in both cases. 
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1. Introduction 
Polymers enable devices to be flexible and to better withstand stress and strain under mechanical load. Polymer 
substrates and organic semiconductors are of great interest for large arrays of TFTs [1]. Flexible pentacene TFTs 
and circuits are widely reported during the last few years [2-4] with transistor channel length and width of 50 µm 
and 500 µm, respectively [5]. In view of further miniaturization and process improvements we adopted a previously 
reported aligned stencil lithography process [6, 7] as a clean, resistless, in-vacuum patterning technique for organic 
electronic devices on plastic substrates. Stencil lithography is based on the principle of the shadow mask technique, 
which is a parallel process with high spatial resolution, down to submicron scale [8-10]. A typical stencil includes 
low stress silicon nitride membranes which contain design specific micro- and nanoapertures. The membranes are 
released by wet etching chemistry and finally supported by bulk silicon. The application of stencil lithography is 
simple and does not require any solvents. 
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 2. Fabrication 
The flexible TFTs are fabricated with a full-wafer stencil-based process (Figure 1a). The fabrication starts with a 10 
cm Si wafer as a rigid substrate to support processing. The Si wafer is spin coated with PI (PI2611 from HD 
MicroSystems) at a speed up to 1000 rpm for 40 s to obtain a 12 µm thick layer. The soft bake is carried out at 100 
°C and the hard bake at 300 °C, respectively. Gate contact pads are defined by standard lift-off processing using UV 
lithography. 10 nm Ti as an adhesion layer and 100 nm Au as gate material are evaporated as gate material by means 
of e-beam. 60 wt% PI2610 + NMP (n-methyl-2-pyrrolidone) is spin coated at a speed of 5000 rpm for 40 s to define 
a 230 nm thin dielectric. The soft bake and hard bake are again carried out at 100 °C and 300 °C, respectively. UV 
lithography and O2 plasma are then used to open the contact pad of the gate electrode. A second lift-off processing 
patterns 10 nm thin adhesion pads for S/D contact. A full wafer stencil with apertures for pentacene deposition is 
aligned to the pre-patterned substrate. Thermal evaporation of pentacene deposits locally the semiconducting 
material above the gate contacts (Figure 1b). After removing the stencil, a second full wafer stencil is aligned and 
100 nm thin Au electrodes as S/D contacts are deposited through the membrane apertures by e-beam evaporation 
(Figure 2). The second stencil is removed from the substrate. The adhesion of the PI as a flexible substrate is 
sufficient to stand all processing, while being low enough to allow simple detachment by peeling off the film in a 
reliable way (Figure 3). 
 
a)    b)  
Figure 1. a) Setup of an organic TFT on a flexible polyimide substrate. b) Pentacene evaporation through an aligned stencil on predefined gate 
contacts. After the evaporation the stencil is removed. 
 
Figure 2. Full-wafer stencil used to define S/D top contacts of pentacene TFT. a) Stencil alignment marks and b) S/D apertures in a stencil 
membrane. 
 
Figure 3. Organic TFTs on a flexible PI substrate are peeled off the Si wafer. 
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 3. Characterization 
Pentacene TFTs of various channel widths and lengths (Figure 4) are characterized electrically. In general, the 
output and transfer DC characteristics of the transistors show satisfactory levels of drain current with classical 
MOSFET-like behavior in the linear and saturation regimes (Figure 5). Due to the relatively thick and low-
permittivity PI gate dielectric the gate coupling to the TFT channel is not strong and, consequently, the sub-
threshold slope is higher than needed for faster electronic circuits. In addition, gate and drain biases need to be 
higher than 15 V to achieve on-current of the order of 5 nA/µm or higher. From the DC transfer characteristics the 
extracted field effect mobility µ of fabricated pentacene TFTs is 5.6·10-2 cm2/V·s and extrapolated threshold voltage 
VT is -3.8 V. After detaching the film off the wafer, the TFT field effect mobility µ slightly decreased to 5.3·10-2 
cm2/V·s, whereas the threshold voltage VT stayed constant. 
 
 
Figure 4. Two organic TFT fabricated by a stencil-based process with a channel length of 15µm and 3µm. 
a)    b)  
 
c)    d)  
Figure 5. a) Typical ID-VD characteristics and b) typical ID-VG characteristics of a pentacene TFT before peeling the PI substrate off the Si wafer 
c) ID-VD characteristics and d) ID-VG characteristics after peeling the PI substrate off the Si wafer. Channel width W = 20 µm, channel length L = 
10 µm. 
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4. Conclusion and Outlook 
We currently succeeded in fabricating flexible organic transistors using a 230 nm thick PI dielectric, patterning 
pentacene and S/D by aligned full-wafer stencil lithography. Transistors with channel lengths from 2 µm to 20 µm 
and also dependent on their location on the wafer. 
In view of improving the transistor characteristics, a double gate configuration is in progress [11]. The top dielectric 
is defined by a sub 100 nm layer of parylene D. The top gate is patterned by a third level of aligned full wafer stencil 
lithography. These two process steps avoid high working temperatures and do not require any solvents, protecting 
thus the integrity of the deposited pentacene. 
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